Difference between revisions of "Talk:Socket 5 / 7 / Super-7 Motherboards"
| (2 intermediate revisions by the same user not shown) | |||
| Line 4: | Line 4: | ||
*True about Neptune. But the chipset was sometimes paired with the buggy CMD640 IDE controller. [[User:Swaaye|Swaaye]] ([[User talk:Swaaye|talk]]) 06:59, 1 March 2013 (EST) | *True about Neptune. But the chipset was sometimes paired with the buggy CMD640 IDE controller. [[User:Swaaye|Swaaye]] ([[User talk:Swaaye|talk]]) 06:59, 1 March 2013 (EST) | ||
| + | |||
| + | == Usefulness of having separate So5/So7 sections == | ||
| + | |||
| + | Currently the Socket 5 / 7 / Super-7 page is divided up into So5 and (Super-)So7 chipsets - but that is an artificial divide. The chipsets communicate with the Pentium bus, regardless of which socket is physically implemented on the motherboard. There was a transitional period from So5 to So7 around 1996 when chipsets such as SiS 5511 and i430FX could be found on both So5 and So7 boards. So I would propose merging the list of So 5 / 7 chipsets into a single list. | ||
| + | [[User:Dionb|Dionb]] ([[User talk:Dionb|talk]]) 10:28, 1 February 2018 (CET) | ||
Latest revision as of 20:28, 1 February 2018
The 430NX Neptune chipset uses the SIO southbridge which does not have an integrated IDE controller. Most mainboards did not had an additional controller onboard, f.e. GA-586IP. The 430FX66 uses the PIIX3s first revision FB. Enigma (talk) 02:51, 1 March 2013 (EST)
- True about Neptune. But the chipset was sometimes paired with the buggy CMD640 IDE controller. Swaaye (talk) 06:59, 1 March 2013 (EST)
Usefulness of having separate So5/So7 sections
Currently the Socket 5 / 7 / Super-7 page is divided up into So5 and (Super-)So7 chipsets - but that is an artificial divide. The chipsets communicate with the Pentium bus, regardless of which socket is physically implemented on the motherboard. There was a transitional period from So5 to So7 around 1996 when chipsets such as SiS 5511 and i430FX could be found on both So5 and So7 boards. So I would propose merging the list of So 5 / 7 chipsets into a single list. Dionb (talk) 10:28, 1 February 2018 (CET)
